



Avenir: Managing Data Plane Diversity via Control Plane Synthesis

Eric Hayden Campbell

Bill T. Hallahan, Priya Srikumar, Carmelo Cascone,
Jed Liu, Vignesh Ramamurthy, Hossein Hojjat,
Ruzica Piskac, Robert Soulé, Nate Foster

NSDI 2021





Traditional Network

Engineers manage data plane diversity




Controller

?

Ip.Dst	Ip.Src	port
10.0.0.1	10.0.1.0	101

Diverse Data Plane




Ip.Dst	Meta
10.0.0.1	3

Ip.Src	Meta	Port
10.0.1.0	3	101


Software Defined Network

A New Driver for Every Target



Managing Drivers is Tedious

ip.src	port	ip.dst	port
10.0.1.0	CTRL	10.0.0.1	101



ip.dst	ip.src	m	m	port
10.0.0.1	*	3	3	101
*	10.0.1.0	47	47	88

ip.dst	m	ip.src	m	port
10.0.0.1	3	*	3	101
		10.0.1.0	*	88

ip.src	s	ip.dst	d	s	d	port
10.0.1.0	3	10.0.1.0	47	*	47	101
				3	*	88

ip.src	m	ip.dst	m	m	port
10.0.1.0	4	10.0.0.1	3	3	101
				4	88

Challenges

- State Management
- Scale
- Complexity
- Programmable Pipelines
- (Under)-specification





+



2 years to production


Goal:

Automatic Translation of Control Plane Operations

Subgoal:
Verified

Subgoal:
Efficient

Avenir: Control Plane Synthesis



Controller

Homogenous Abstract
Data Plane




Diverse Data Plane



Controller

Homogenous Abstract
Data Plane

Diverse Data Plane



Synthesis


Counter-Example Guided Inductive Synthesis (CEGIS)

Theorem (**Soundness**).
Synthesized operations correctly realize abstract behavior.

Proof. Following Dijkstra '75. QED.


Theorem (**Completeness**).
If a solution exists, Avenir **eventually** computes it.

Proof.
By the finiteness of (intractably large) search space.
QED.




Making CEGIS Fast via Incremental Synthesis

- Controllers make small frequent changes
 - Process a single abstract operation at a time
 - Optimize Avenir for this common case
- Assume abstract and target behaviors are equal
 - Program Slicing
 - Static Analysis
 - Configurable Domain Specific Heuristics



Making CEGIS Fast via Abstracting Caches



- Template Cache
 - Infers structure from previous translations
 - Replicates mapping of keys & action data
 - `src.add(ipv4.src, port)`
→ `12.add(*, ipv4.src, m);`
`agg.add(m, port)`
- Query Cache
 - Generalize concrete values in queries
 - $x = 5 \vee x \neq 5$ becomes $\forall b. x = b \vee x \neq b$
 - Checking $x = 47 \vee x \neq 47$ is purely syntactic



How Broad is Avenir?

500 Eth, 500 IPv4,
1 Validation

- Retarget One Abstract L2/L3/Validate Pipeline
- ... to various handwritten target pipelines:




Takeaways


- Support diverse target pipelines
- Caches amortize the cost of learning
- Pre-populate caches for lightning-fast speeds

How Well Does Avenir Scale?

Full Program Scaling



Classifier Scaling





Takeaways

- Seems to scale exponentially
- Efficient on common program sizes
- *Results dependent on heuristics

How Efficient is Avenir In A Realistic Scenario?

- End-to-end ONOS switch reboot load test
- 40k IPv6 Routes

40k Routes Completion




Takeaway: Same Order of Magnitude

Thank you

Interposes
between controller
and data plane

automatic,
verified,
efficient
management

This work is supported by NSF GRFP, NSF CCF, NSF FMITF, and DARPA grants as well as gifts from Alibaba, Fujitsu, Infosys, and VMware.



diverse data plane pipelines